The idea isn't exactly new. RISC chips seem particularly vulnerable to this sort of thing. Take a look at "http://people.delphi.com/gjc/crashme.html" It's been around since the early 90s. It genrates random code and then try to run it. I've seen it crash Sparcs and MIPS proccessor quite effectively. ->Spike